Reply
Visitor
Posts: 3
Registered: ‎05-29-2017

Modifying buses in FMC-IMAGEON design based on the tutorials for Vivado 2015.4

Hello,

 I've been able to get the basic passthru design working with a HDMI source and sink. I've broken out the AXI4S bus between the OSD block and the AXI4S to video converter. Should it be possible to remove the chroma data here with combinational logic? I've tried a slice/const/concat arrangement, this doesnt seem to work. Could this be causing timing problems?

 

Thanks,

 

Simon

Visitor
Posts: 3
Registered: ‎05-29-2017

Re: Modifying buses in FMC-IMAGEON design based on the tutorials for Vivado 2015.4

Solved this by removing the SDCARD from the Zedboard, having 2 sources of bit file  without fulling resetting was causing configuration problems with the FPGA. Removing and HDMI sinks and sources prior to running the application and reconnecting them also seemed to help.

 

Simon