Reply
Regular Visitor
Posts: 8
Registered: ‎02-16-2013

Re: Jitter on main clock generator

I did not try to modify the hardware. Do you mean that there is a bitstream program already built in the ise project, all i can do is import the elf file into the bit file?
Regular Visitor
Posts: 8
Registered: ‎02-16-2013

Re: Jitter on main clock generator

[ Edited ]

Hope i will not blow up my clock gen

 

my setting has quite a difference from your program

 

 

al.jpg
Regular Visitor
Posts: 8
Registered: ‎02-16-2013

Re: Jitter on main clock generator

[ Edited ]

 

On Avt_S6LX9_CDCE913_13_1_0 ,

 

i download the bit file,

then use SDK set all SSC value to 0x00

click run as , launch on hardware

 

IIC Controller INIT successful

CDCE913 Clock Chip:
                          ID (0x80):    81
                             (0x81):    01
                             (0x82):    BC
                             (0x83):    05
                             (0x84):    FF
                             (0x85):    40
                             (0x86):    01
                             (0x90):    FF
                             (0x91):    FF
                             (0x92):    FF
                             (0x93):    00
                             (0x94):    6F
                             (0x95):    FF
                             (0x96):    83
                             (0x97):    02
                             (0x98):    0C
                             (0x99):    80
                             (0x9A):    8B
                             (0x9B):    AB
                             (0x9C):    00
                             (0x9D):    40
                             (0x9E):    02
                             (0x9F):    08

                          ID (0x81):    01
                          ID (0x80):    81
                             (0x81):    01
                             (0x82):    BC
                             (0x83):    05
                             (0x84):    FF
                             (0x85):    40
                             (0x86):    01
                             (0x90):    00
                             (0x91):    00
                             (0x92):    00
                             (0x93):    00
                             (0x94):    6F
                             (0x95):    FF
                             (0x96):    03
                             (0x97):    02
                             (0x98):    0C
                             (0x99):    80
                             (0x9A):    8B
                             (0x9B):    AB
                             (0x9C):    00
                             (0x9D):    40
                             (0x9E):    02
                             (0x9F):    08

Then i press the button to load my vga out program, it has no SS on the clock.

 

i turn off the power , restart the vga program, the clock has SS again

Regular Visitor
Posts: 8
Registered: ‎02-16-2013

Re: Jitter on main clock generator

[ Edited ]

i found that, the 0x86 is 0x01 at start , 0x01 at the end

 

i makes the write EEPROM process not working

 

So i download Avt_S6LX9_MB_in_ProjNav_CCLK\ProgramCDCE913usingCCLK.bit first.

Then download Avt_S6LX9_CDCE913_13_1_01\mb_system_top.bit

 

it results the 0x86 is 0x00 at start , 0x01 at the end, the write EEPROM process done.

 

 

IIC Controller INIT successful

CDCE913 Clock Chip:
                          ID (0x80):    81
                             (0x81):    01
                             (0x82):    BC
                             (0x83):    01
                             (0x84):    FF
                             (0x85):    50
                             (0x86):    00
                             (0x90):    FF
                             (0x91):    FF
                             (0x92):    FF
                             (0x93):    00
                             (0x94):    ED
                             (0x95):    FF
                             (0x96):    01
                             (0x97):    01
                             (0x98):    00
                             (0x99):    40
                             (0x9A):    02
                             (0x9B):    08
                             (0x9C):    00
                             (0x9D):    40
                             (0x9E):    02
                             (0x9F):    08

                          ID (0x81):    41
                          ID (0x81):    01
                          ID (0x80):    81
                             (0x81):    01
                             (0x82):    BC
                             (0x83):    05
                             (0x84):    FF
                             (0x85):    40
                             (0x86):    01
                             (0x90):    FF
                             (0x91):    FF
                             (0x92):    FF
                             (0x93):    00
                             (0x94):    6F
                             (0x95):    FF
                             (0x96):    83
                             (0x97):    02
                             (0x98):    0C
                             (0x99):    80
                             (0x9A):    8B
                             (0x9B):    AB
                             (0x9C):    00
                             (0x9D):    40
                             (0x9E):    02
                             (0x9F):    08

 

 

 

 After that i still unable to modify the value to my customize value. Is the reason is that 0x86 is 0x01 at start?

 

Visitor
Posts: 1
Registered: ‎12-07-2012

Re: Jitter on main clock generator

Hello Bryan,

 

unfortunately, I'm unable to download your 3 documents to reprogram the CDCE913. It seems like the 3 links are broken. Can you please update those links?

 

Thank you in advance!

 

 

Best regards,

SteveE

Avnet Employee (Star Contributor)
Posts: 591
Registered: ‎04-20-2009

Re: Jitter on main clock generator

An ISE 14.7 Reference Design for reading and programming the CDCE913 is now available.

http://community.em.avnet.com/t5/Spartan-6-LX9-MicroBoard/CDCE913-Programming-Reference-Design/m-p/1...

Bryan

Newbie
Posts: 3
Registered: ‎01-21-2016

Re: Jitter on main clock generator

thats txml text extensible mark up language